
# FPGA Accelerated Computing Using AWS F1 Instances

Applications and development environment

David Pellerin, Amazon Web Services

HotChips 2017 August 22, 2017





## Why Accelerated Computing in the Cloud? Parallelism increases throughout...



CPU: High speed, low efficiency



GPU/FPGA: High throughput, high efficiency

GPUs and FPGAs can provide massive parallelism and higher efficiency than CPUs for certain categories of applications

## **Compelling Use-Cases for Acceleration**

Deep Learning Training and Inference Video and Image Processing **Engineering Simulations Financial Computing** Molecular Dynamics VR Content Rendering Accelerated Search and Databases Many More



## **GPU and FPGA for Accelerated Computing**



### **P2: GPU-accelerated computing**


- Enabling a high degree of parallelism each GPU has thousands of cores
- Consistent, well documented set of APIs (CUDA, OpenACC, OpenCL)
- Supported by a wide variety of ISVs and open source frameworks



### F1: FPGA-accelerated computing


- Massively parallel each FPGA includes millions of parallel system logic cells
- Flexible no fixed instruction set, can implement wide or narrow datapaths
- Programmable using available, cloud-based FPGA development tools

## **AWS Compute Instance Types**






111 CC2 Storage and IO optimized




HS

Memory optimized



**R**3

GPU and FPGA accelerated



## **FPGA Acceleration in the AWS Cloud: Goals**


- Make FPGAs available as standard AWS instances to a large community of developers, and to millions of potential end-customers
- Simplify the development process by providing cloudbased FPGA development tools
- Allow developers to focus on algorithm design, by abstracting FPGA I/O using well-defined interfaces
- Provide a Marketplace for FPGA applications, providing more choice and easy access for all AWS customers







## **How FPGA Acceleration Works on AWS**

FPGA handles computeintensive, deeply pipelined, hardware-accelerated operations



Dedicated PCIe and ring connections also allow communication between up to 8 FPGAs, at up to 400Gbps





### CPU handles the rest

Data is transferred to and from the FPGA via PCIe



**Guiding principle**: allow FPGAs to be included in a customer's deployment as easily as any other AWS instance type or service


F1

### Important concepts:

Region Availability Zone (AZ) Virtual Private Cloud (VPC) Elastic Compute Cloud (EC2) Amazon Machine Image (AMI) EC2 Instance AWS Marketplace

### Additional for F1:

FPGA Developer AMI Amazon FPGA Image (AFI)




## **F1 Instances**

Model	FPGAs	vCPU	Mem (GiB)	SSD Storage (GB)	Networking Performance
f1.2xlarge	1	8	122	470	Up to 10 Gigabit
f1.16xlarge	8	64	976	4 x 940	20 Gigabit

For F1.16xlarge instances, the dedicated PCI-e fabric lets the FPGAs share the same memory space and communicate with each other across the fabric at up to 12 GBps in each direction. The FPGAs within the F1.16xlarge share access to a 400 Gbps bidirectional ring for low-latency, high bandwidth communication.

- Up to eight Xilinx UltraScale Plus VU9P FPGAs per F1 instance
- Each FPGA includes
  - Local 64 GiB DDR4 ECC protected memory
  - Dedicated PCIe x16 connections, and an up to 400Gbps bidirectional ring connection for high-speed streaming
  - Approximately 2.5 million logic elements, and approximately 6,800 Digital Signal Processing (DSP) engines

## **FPGA Acceleration Using F1**



azon

## **Developing Applications for F1**


### The F1 Development AMI

Use Xilinx Vivado and a hardware description language (Verilog or VHDL for RTL, or optionally using the OpenCL framework) with the HDK to describe and simulate your custom FPGA logic

#### Xilinx Vivado for custom logic development

Vivado 2016.4.sdr - 0 × Edit Row Jools Window Layout Yow Bun Help 👌 📾 💷 🔛 🗙 🐝 🥥 🖪 Default Layout · # 4 % 10 m - 40 11 12 12 Constation Boseff, thead 7 - 0 2 3 Ohierts Untitled 1\* X 102 P- 🚚 tb 191.000 . S- Card b avaddr(5):0 • Wh2r\_de...(31:0 🗣 🖬 u\_ddr-8\_rdimm\_A b selen17.01 - u rcd enabled.u ddr4 rcd model · awid [15:0] Ti menice(2:0 Wawacidr161 0 🗣 🖬 u ddr4 rdimm B D wid [15:0] - u ddr4 rdimm u ddr4 rdimm D · Waxse(2.0) awalio 0 🖬 foça T wiast 10 12 sh 4 8 CL Th would Muldi15:0 Pr≓lo ci sh odra - 1 bid(15:0 • 📲 wcista[011: - master - siave 0- Il grand & 4 - Westrbli63 0 a byald Pric clish odd · viest - Ici ci sh odra To bread -wyald + sh\_cl dna ocis bu · venich 0-sh cl dma pcis q - traning M bic[15:0] rel an poin bus end of sh ddr bus · tresp[1:0] er sda d but to arvalid in byalid 0-sh od bus 1 Hd[15.0 the noise but ofer t dora tst cto bu - 1data(511.0 andit 5:0 - ddrb tst cfo b mesol1-01 A Scope A Sources 2 - 0 12 INFC. [JP\_Flow 19-234] Refreshing JP repositories ENC: [1P Flow 19-1704] No user IP repositories specified ENC: [1P Flow 19-2313] Loaded vivade [P repository "/opt/kilins/SDs/2016.4/Vivado/cata/12" a open wave database to with add wive (//b/card/foas/CL/lcl cl at ddra/maxter/avid)) (//b/card/foas/CL/lcl cl at ddra/maxter/avidite)) (//b/card/foas/CL/lcl cl at ddra/maxter/avidn)] (//b/card/foas/CL/lcl cl at ddra/maxter/avidn)] Tel Consele Dessage Sim Time, 33270 no

Virtual JTAG for interactive debugging







#### **FPGA Developer AMI**

is provided at no additional charge to Amazon EC2 users.

#### Sold by: Amazon Web Services

The FPGA (field programmable gate array) AMI is a supported and maintained CentOS Linux image provided by Amazon Web Services. The AMI is pre-built with FPGA development tools and run time tools required to develop and use custom FPGAs for hardware acceleration. The FPGA developer AMI includes a prepackaged tool development environment, with scripts and tools for simulating your FPGA design, compiling code, building and registering your AFI (Amazon FPGA Image). Developers can deploy the FPGA developer AMI on an Amazon EC2 instance and quickly provision the resources they need to write... Read more

Customer Rating	★★★★★ I (0 Customer Reviews)	Continue		will have an opportunity to ew your order before launching or					
Latest Version	1.2.1		being charged.			The data below shows pricing per instance for services hosted in US East (N. Virginia).			
Operating System	Linux/Unix, CentOS 7.3	Pricing Information			FPGA Developer AMI - Hourly				
Delivery Method	64-bit Amazon Machine Image (AMI) (Read more)		Use the Region dropdown selector to see software and infrastructure pricing information for the chosen AWS region.		EC2 Instance Type G	Software /hr	EC2 /hr	Total /hr	
Support	See details below					c4.4xlarge	\$0.00	\$0.796	\$0.796
AWC Comises Demuined			For Region			c4.8xlarge	\$0.00	\$1.591	\$1.591
AWS Services Required	Amazon EC2, Amazon EBS	US East (N. Virginia) ~		~	m4.2xlarge	\$0.00	\$0.431	\$0.431	
Highlights • Xilinx Vivado 2017.1 and 2016.4 SDx - Free license for F1						m4.4xlarge	\$0.00	\$0.862	\$0.862
	FPGA development AWS Integration - includes packages and configurations	Pricing Details			m4.10xlarge	\$0.00	\$2.155	\$2.155	
	that provide tight integration with Amazon Web Services	Software pricing is ba subscription term and				m4.16xlarge	\$0.00	\$3.447	\$3.447
<b>Product Description</b> The FPGA (field programmable gate array) AMI is a supported and maintained CentOS Linux image provided by Amazon Web Services. The AMI is pre-built with FPGA development tools and run time tools required to develop and use custom FPGAs for hardware acceleration. The FPGA developer AMI includes a prepackaged tool development environment, with scripts and tools for simulating your FPGA design, compiling code, building and registering your AFI (Amazon FPGA Image). Developers can deploy the FPGA developer AMI on an Amazon EC2 instance and quickly provision the resources they need to write and debug FPGA designs in the cloud. The AMI is designed to provide a stable, secure, and high performance development environment. The FPGA AMI		estimates only. Final prices will be calculated according to actual usage and reflected on your monthly report.			t2.2xlarge	\$0.00	\$0.376	\$0.376	
					f1.2xlarge	\$0.00	\$1.65	\$1.65	
		1 Software Pricin	1 Software Pricing		f1.16xlarge	\$0.00	\$13.20	\$13.20	
		The data below show	The data below shows pricing per instance for services hosted in US East (N. Virginia). FPGA Developer AMI - Hourly		r4.xlarge	\$0.00	\$0.266	\$0.266	
					r4.2xlarge	\$0.00	\$0.532	\$0.532	
		FPGA Developer AMI -			r4.4xlarge	\$0.00	\$1.064	\$1.064	
		EC2 Instance Type 3	Software /hr	EC2 /hr	Total /hr	r4.8xlarge	\$0.00	\$2.128	\$2.128
		c4.4xlarge	\$0.00	\$0.796	\$0.796	r4.16xlarge	\$0.00	\$4.256	\$4.256


\$0.00

\$1.591

\$1.591

c4.8xlarge

## **Abstracting FPGA I/O**




### AWS FPGA Shell


FPGA I/O is provided using standard, pre-tested, and secure I/O components, allowing FPGA developers to focus on their differentiating value

<u>\_\_\_</u>

The FPGA Shell allows for faster coding of core acceleration functions by removing the need to develop I/O related FPGA hardware



## **FPGA Shell and FPGA Custom Logic**





## **Hardware Simulation on AWS**

Run RTL simulation using the simulator of your choice, either using the AWSprovided FPGA Developer AMI, or using your choice of simulation tools

<u>File E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indow La <u>y</u> out <u>V</u> iew				Q- Quick Access
👌 տ 💵 💼 🐘 🗙 😽 🎯 😬 Default Layout	- 👻 🗶 🔌 🗽 🕅 🛌 I	(i) 10 ns 🔹 🖬 🖬 😜		
Simulation Result - tb.wdb				
Scopes ? _ 🗆 🗠 ×	Objects ? _ 🗆 🗠 ×	Untitled 1* ×		? 🗆 🖉
Sector Secto	< <hr/>	Image: State of the state of t		31,173,463 ns
Name	Name 🔺			
ዋ 📮 tb 🔄	• awid[15:0]	💾 Name Value	31,000 ns  31,100 ns	31,200 ns  31,300 ns
∲ 🤮 card		🔍 •-≝h2c de[31:0] 00000000		00000
∲-9 u_ddr4_rdimm_A - 9 \rcd enabled.u ddr4 rcd model	• awsize[2:0]	Q ■ awid[15:0] 0000		0000
Since enabled.genbk1.u ddr4 dim	-m awvalid	awaddr[63:0] 000000000		000000000000000000000000000000000000000
🗢 🧧 u ddr4 rdimm B	-🚡 awready	• awadd [03.0] 000000000		00
🗢 🧧 u_ddr4_rdimm_C				
♀-	• 🖬 wdata[511:0]	••••••••••••••••••••••••••••••••••••••		
∲-9 fpga	orm wstrb[63:0] - ™ wlast			
∲-9 sh ∳-9 CL	- 🖞 wrast	annouldy 1		
or or or of the second	- Wready	🖆 📲 wid[15:0] 0000		000
⊢⊉ master	→ M bid[15:0]         →         →         →	🖹 • 😼 wdata (511:0) 🛛 0000000000		CCCC.
_ <b>∕</b> slave	💁 📸 bresp[1:0]	🚽 •	00000 00 🛛	en ffff.
Icl_cl_sh_ddrb	📸 bvalid			
⊶∽ lcl_cl_sh_ddrd				
orightary sh_cl_dma_pcis_bus orightary sh_cl_dma_pcis_q		wvalid 0		
o⊷∽ sh_cl_dma_pcis_q o⊷∽ cl sh pcim bus	arador [63:0]	•	0000	0002
or or sin_perin_bus	• arsize[2:0]	21 •-₩ bresp[1:0] 0		
lors sda cl bus	- 🚡 arvalid	10 <sup></sup>	00.0	
o-∽ sh_ocl_bus				
Interpretation of the provided and t	• m rid[15:0]	Le bready 1		
🗢 🛹 ddra_tst_cfg_bus	• 🖸 rdata[511:0]	•		000
ddrb_tst_cfg_bus	oresp[1:0] ⊢™ rlast			
		4		
🖧 Scope 🛛 歳 Sources				
Tcl Console				? = 🗆 🖄
INFO: [IP_Flow 19-234] Refreshing IP	repositories			
INFO: [IP_Flow 19-1704] No user IP re INFO: [IP_Flow 19-2313] Loaded Vivado	epositories specified	(CD- (CO) C A (Minute (data (int		
<pre>INFO: [IP_Flow I9-2313] Loaded vivado</pre>	o iP repository '/opt/xilinx.	/SDX/2016.4/V1Vado/data/1p`.		
add wave {{/tb/h2c desc index}}				
add_wave {{/tb/card/fpga/CL/lcl cl sh	n_ddra/master/awid}} {{/tb/c	ard/fpga/CL/lcl_cl_sh_ddra/master/awa	addr}} {{/tb/card/fpga/CL/lcl_cl_sh_c	dra/master/awlen}} {{/tb/card/

## **Using Build Strategies to Accelerate Development**

€.

Strategy descriptions:

\$ ./aws\_build\_dcp\_from\_cl.sh [-h | -H | -help] [-script <vivado\_script>] [-strategy <BASIC | DEFAULT | EXPLO

>

### BASIC

The basic flow in Vivado, designed to provide a good balance between runtime and Quality of Results (QOR)

#### **EXPLORE**

This is a high-effort flow which is designed to give improved QOR results at the expense of runtime

#### TIMING

This flow is designed for more aggressive timing optimization at the expense of runtime and congestion

#### CONGESTION


This flow is designed to insert more aggressive whitespace to alleviate routing congestion

### DEFAULT

This is an additional high-effort flow that results in improved QOR results for the example design at the expense of runtime


## **Create the Amazon FPGA Image (AFI)**

Generate an encrypted AFI using the generated DCP



## **AWS FPGA SDK**

- SDK includes the software runtime environment required to deploy on F1 instances and perform FPGA debugging
- Includes the drivers and tools to manage deployment of the AFIs to the F1 FPGAs, and to manage I/O from the software side
- APIs can be used to load different AFIs onto the F1 instance, without requiring an instance reboot





#### Management options:

[A] Shell FPGA Management Tools

Linux

----

Linux

----

Hardware

[B] C-library FPGA Management

[C] OpenCL runtime library

Runtime code for I/O:

[D] FPGA PCIe Lib


[E] DMA Interface

[F] Interrupt/Event notification

[I] OpenCL Installable Client Driver

Linux Kernel Driver:

[G] DMA Kernel Driver



## **AWS FPGA SDK - APIs**

### **Management APIs**

fpga-load-local-image, fpga-clear-local-image, fpga-describe-local, fpga-start-virtual-jtag, fpga-get-virtual-led, fpga-set-virtual-dip-switch

### **Runtime driver library APIs**


```
write_buffer = (char *)malloc(buffer_size);
read_buffer = (char *)malloc(buffer_size);
if (write_buffer == NULL || read_buffer == NULL) {
    rc = ENOMEM;
    goto out;
}
rand_string(write_buffer, buffer_size);
for (channel=0;channel < 4; channel++) {
    rc = pwrite(fd, write_buffer, buffer_size, 0x10000000 + channel*MEM_16G);
    fail_on((rc = (rc < 0)? 1:0), out, "call to pwrite failed.");</pre>
```

## F1 Now Supports OpenCL

Application Code has two parts:

### Host code


- Initializes platform
- Moves data to/from device global memory
- Launches kernels on device
- C/C++
- OpenCL APIs




### Kernel code

- Computation to be accelerated
- Synthesized to the FPGA
- OpenCL (.cl), C/C++
- HDL (verilog/vhdl) using RTL wizard

## **F1 OpenCL Design Flow**




## **Developing Applications for F1 – AFI Creation**





- --input-storage-location Bucket=<dcp-bucket-name>,Key=<path-to-tarball> \
- --logs-storage-location Bucket=<logs-bucket-name>,Key=<path-to-logs> \
- [ --client-token <value> ] \
- [ --dry-run | --no-dry-run ]

## **Virtual JTAG for Runtime Debugging**

\$ sudo fpga-start-virtual-jtag -P 10201 -S 0
Starting Virtual JTAG XVC Server for FPGA slot id 0, listening to TCP port 10201.
Press CTRL-C to stop the service.







Deployment via Marketplace

### F1 Discussion Forum at forums.aws.amazon.com/

Messages: 176 - Threads: 45	Filter: All Threads	View all tags
Recent Threads in this Forum:		s3 ultraram vivado
		invalidaccesskeyid rdp
		getting_started gui
Posted by: awsgadih Jan 6, 2017 10:38 AM		fpga
EC2 F1 Instances with Custom FPGAs Webinar		encrypt es2 <b>f1</b>
Posted by: awsgadih Jan 30, 2017 1:24 PM		fpga-image discount
Announcing Build Strategies: optimizing CL build flows		academic afis create-
Posted by: awsgadih Apr 27, 2017 4:55 PM		Popular Tags
		Post New Thread
Forum Announcements		Available Actions
Search Forum : 600 Ad	vanced search options	
The Amazon FPGA development environment provide developers Hardware Developer Kit that includes all components needed by acceleration code to create an Amazon FPGA Image (AFI), deplo on the AWS Marketplace for distribution and monetization.	a developer to describe, simulate, debug, a	and compile hardware
Discussion Forums > Category: Compute > Forum: FPGA Development		
Discussion Forums Discussion Forums > Category: Compute > Forum: FPGA Development	W	/elcome, Guest   Login   Forums Help
D		
AWS Products & Solutions -	AWS Product Information 🔻 🔍	Developers   Support
web services		
wamazon	Sign Up	My Account / Console 🔻 English 🔻



# Thank you!

David Pellerin dpelleri@amazon.com